differential comparator

differential comparator

[‚dif·ə′ren·chəl kəm′par·əd·ər]
(electronics)
A comparator having at least two high-gain differential-amplifier stages, followed by level-shifting and buffering stages, as required for converting a differential input to single-ended output for digital logic applications.
McGraw-Hill Dictionary of Scientific & Technical Terms, 6E, Copyright © 2003 by The McGraw-Hill Companies, Inc.
References in periodicals archive ?
Step 2, the full differential comparator compares equalized data EQ_OUT with VREF in M (for example, M = 8192) CLK sampling periods (k is the count number of sample clocks).
Caption: Figure 7: Circuit of full differential comparator and DAC.
A 1.25-12.5 Gbps Adaptive CTLE with Asynchronous Statistic Eye-Opening Monitor
The quantized differential comparator in flash analog to digital converter design.
Design of a low-power flash analog-to-digital converter chip for temperature sensors in 0.18 [micro]m CMOS process/Projeto de um conversor analogico-digital flash de baixa potencia para sensores de temperatura em processo CMOS a 0,18 [micro]m
Encyclopedia browser ?
Full browser ?