error detection and correction

(redirected from error correction code)
Also found in: Dictionary, Thesaurus, Acronyms, Wikipedia.
Related to error correction code: Hamming code

error detection and correction

(algorithm, storage)
(EDAC, or "error checking and correction", ECC) A collection of methods to detect errors in transmitted or stored data and to correct them. This is done in many ways, all of them involving some form of coding. The simplest form of error detection is a single added parity bit or a cyclic redundancy check. Multiple parity bits can not only detect that an error has occurred, but also which bits have been inverted, and should therefore be re-inverted to restore the original data. The more extra bits are added, the greater the chance that multiple errors will be detectable and correctable.

Several codes can perform Single Error Correction, Double Error Detection (SECDEC). One of the most commonly used is the Hamming code.

At the other technological extreme, cuniform texts from about 1500 B.C. which recorded the dates when Venus was visible, were examined on the basis of contained redundancies (the dates of appearance and disappearance were suplemented by the length of time of visibility) and "the worst data set ever seen" by [Huber, Zurich] was corrected.

RAM which includes EDAC circuits is known as error correcting memory (ECM).

[Wakerly, "Error Detecting Codes", North Holland 1978].

[Hamming, "Coding and Information Theory", 2nd Ed, Prentice Hall 1986].
This article is provided by FOLDOC - Free Online Dictionary of Computing (foldoc.org)
References in periodicals archive ?
These redundant information messages formed the so-called error correction codes which need to take up some storage space, so the private message payload would be smaller than Chiang et al.'s scheme.
Retransmission or error correction codes are proposed to increase the robustness of WSN [2].
The flash controller embedded within the low-profile ball grid array package handles error correction code, block erase and defect management functions.
Details of the first 2GB 400MHz Error Correction Code (ECC) registered processor have been revealed by Swissbit Group, a manufacturer of storage modules for desktops, server/workstation models and notebooks.
The Databahn memory controller is configured for 166MHz operation (333MHz data transfers), provides ECC (Error Correction Code), and supports various memory device configurations of up to a total of 256MB.
With a cover that can be opened without tools, the unit has 128MB PC 133 Error Correction Code SDRAM, a 20GB hard disk drive, an integrated motherboard for improved performance and system access.
* 3 levels of Error Correction Code delivers virtually error-free playback.
The unique error correction code allows 67.5 degrees of phase margin in comparison to 45 degrees in other receivers.
It is worth mentioning that the EDC encoder can be omitted from the transmitter if the utilized error correction code has strong error detection capability, e.g., in the case of low-density parity-check (LDPC) codes [14] [16].
Equation (7) gives the solution of the bit error rate [E.sub.a] ([E.sub.a] is the bit error rate that is not added to turbo error correction coding; [E'.sub.a] is the error rate of adding turbo error correction code) for the random number shown in Figure 5(a).
Data is protected by a built-in 66 bits per 1KB Error Correction Code (ECC) and its intelligent controller manages interface protocols, data storage and retrieval, defect handling and diagnostics, power saving modes, wear leveling, and flash block management.
Transcend SDHC100I memory cards feature multiple built-in technologies for optimum protection, including Error Correction Code (ECC) that helps detect and correct potential transfer errors, S.M.A.R.T.