fetch cycle

fetch cycle

[′fech ‚sī·kəl]
(computer science)
The period during which a machine language instruction is read from memory into the control section of the central processing unit.
Mentioned in ?
References in periodicals archive ?
The critical path of the cache/BTB access stage in the Alpha design is the computation of the next-block address (highlighted in figure 2), which is needed to start the following fetch cycle.