fixed-point arithmetic


Also found in: Wikipedia.

fixed-point arithmetic

[¦fikst ‚pȯint ə′rith·mə·tik]
(computer science)
A method of calculation in which the computer does not consider the location of the decimal or radix point because the point is given a fixed position.
A type of arithmetic in which the operands and results of all arithmetic operations must be properly scaled so as to have a magnitude between certain fixed values.
References in periodicals archive ?
Fixed-point arithmetic is much simpler when compared to floating-point because it does not involve normalization.
In this paper, a hardware oriented analysis of finite precision logistic map using fixed-point arithmetic is presented accompanied by a digital hardware implementation of PRNG.
When discrete-time systems are implemented in finite word length processor using fixed-point arithmetic, nonlinearities are introduced due to quantization and overflow.
Hardware implementation of digital filters typically resorts to low-precision fixed-point arithmetic as the respective operations are considered less expensive in terms of time-area product.
For performance optimization the controller code was implemented using fixed-point arithmetic.
It employed ordinary base-10 fixed-point arithmetic, according to the museum statement.
Fixed-point arithmetic is often used for the computations because of the cost reasons--floating point calculations significantly increase the size of the design and make it more complex.
Using the 6-dB-per-bit rule, 16-bit recordings are capable of a 96-dB dynamic range, while 24-bit fixed-point arithmetic improves the dynamic range to 144 dB.
"After testing numerous competing products, we found the Filter Design Toolbox provided the best range of fixed-point arithmetic parameters, filter architectures and operational statistics," said Richard Hewitt, senior DSP and software consultant at Toracomm.
Ada 83 supplied a fixed-point arithmetic facility that was a close semantic match for the requirements of exact decimal computation.
The range addressable hyperbolic tangent activation function for second order lattice-ladder neuron in a fixed-point arithmetic is successfully implemented on xc7z020 FPGA chip.
The codec using 10 bit constants is lossy because of fixed-point arithmetic. We show the different images used to test the algorithm Fig.

Full browser ?