machine cycle


Also found in: Dictionary, Thesaurus, Medical, Financial, Acronyms.

machine cycle

[mə′shēn ‚sī·kəl]
(computer science)
The shortest period of time at the end of which a series of events in the operation of a computer is repeated.
The series of events itself.

machine cycle

(processor)
The four steps which the CPU carries out for each machine language instruction: fetch, decode, execute, and store. These steps are performed by the control unit, and may be fixed in the logic of the CPU or may be programmed as microcode which is itself usually fixed (in ROM) but may be (partially) modifiable (stored in RAM).

The fetch cycle places the current program counter contents (the address of the next instruction to execute) on the address bus and reads in the word at that location into the instruction register (IR). In RISC CPUs instructions are usually a single word but in other architectures an instruction may be several words long, necessitating several fetches.

The decode cycle uses the contents of the IR to determine which gates should be opened between the CPU's various functional units and busses and what operation the ALU(s) should perform (e.g. add, bitwise and). Each gate allows data to flow from one unit to another (e.g. from register 0 to ALU input 1) or enables data from one output onto a certain bus. In the simplest case ("horizontal encoding") each bit of the instruction register controls a single gate or several bits may control the ALU operation. This is rarely used because it requires long instruction words (such an architecture is sometimes called a very long instruction word architecture). Commonly, groups of bits from the IR are fed through decoders to control higher level aspects of the CPU's operation, e.g. source and destination registers, addressing mode and ALU operation. This is known as vertical encoding. One way RISC processors gain their advantage in speed is by having simple instruction decoding which can be performed quickly.

The execute cycle occurs when the decoding logic has settled and entails the passing of values between the various function units and busses and the operation of the ALU. A simple instruction will require only a single execute cycle whereas a complex instruction (e.g. subroutine call or one using memory indirect addressing) may require three or four. Instructions in a RISC typically (but not invariably) take only a single cycle.

The store cycle is when the result of the instruction is written to its destination, either a register or a memory location. This is really part of the execute cycle because some instructions may write to multiple destinations as part of their execution.

machine cycle

The shortest interval in which an elementary operation can take place within the processor. It is made up of some number of clock cycles.
References in periodicals archive ?
The figure shows the 4 x 4 braiding matrix after three machine cycles and two steps.
While machine cycle time is an important initial indicator of a machine's performance, it is critical to understand overall throughput as the key metric in evaluating process equipment.
The time scale along the X-axis indicates how much time is required to complete each part of the machine cycle. Time has two basic implications of the design of a cycle.
In the machine cycle, a completely newly designed software and hardware unit is taking over the flow rate control in the hydraulic system.
The Kam-Set Automatic Size Control multi-tasking tool system is designed to make cylinder-boring operations more efficient with roughing, finish boring, and chamfering done--all in one machine cycle. Developed by Valenite MODCO, the Kam-Set features automatic sizing of its tool units that allows machines to bore a semifinish diameter in one pass, chamfer the top of cylinder with auxiliary inserts, and then automatically adjust to finish bore the cylinder walls using the same tool as the unit is retracted from the engine block.
The Laempe LL10 has a standard machine cycle time of as little as 13 sec.
This dual-stage, dual-action operation means a briquette is formed with every machine cycle. This results in the FastPac system's ability to maximize output capacity while minimizing horsepower needs and energy consumption.
The VTC 30A/30B vertical tapping centers feature rapid traverse rates of 1,653 ipm and 1,772 ipm mean accelerated machine cycle times in a compact 44.8"x84.64" footprint.
Priamus, a three-year old firm that supplies process monitoring and control based on cavity-pressure and temperature sensing, offers the Priamus Monitor system, which has been enhanced to display all measured signals in real time, not just at the end of the machine cycle.
This all can occur within the normal machine cycle.
D-M-E's new guided ejection system reportedly holds the ejector assembly in alignment and supports the weight of the ejector assembly throughout the machine cycle, which is said to greatly reduce wear on injection components and to prevent possible cocking of the ejector plates.
Improved productivity due to reduced machine cycle time and mold change time is said to be offered with this model.