majority logic

majority logic

[mə′jär·əd·ē ′läj·ik]
(computer science)
Mentioned in ?
References in periodicals archive ?
To examine the strength of S-boxes, nonlinearity test, bit independent criterion, strict avalanche criterion, linear approximation probability analysis, differential uniformity test, and majority logic criterion are used.
In majority logic criterion, statistical analyses are performed to examine the statistical strength of the S-box in image encryption application [26].
Rangachar, "Implementation of quantum cellular automata combinational and sequential circuits using majority logic reduction method," International Journal of Nanotechnology and Applications, vol.
LFSRs will then be shifted according to the majority logic
The LFSRs are controlled by a function known as the majority logic (ML) function which controls the shifting of the register.
Among the ECC codes that meet the requirements of higher error correction capability and low decoding complexity, cyclic block codes have been identified as good candidates, due to their property of being majority logic (ML) decodable.
Since its introduction, the iterative threshold decoding algorithm (ITDA) [1] of one step majority logic decodable codes has gained great interest [2] [3] [4] and this is for several reasons.
(2010) A New Iterative Threshold Decoding Algorithm For One Step Majority Logic Decodable Block Codes.
Jullien, "A method of majority logic reduction for quantum cellular automata," IEEE Transactions on Nanotechnology, vol.
BARDO (TAP) - Most deputies of the opposition have decided, at a meeting held on Wednesday, to take part in the general debate of the National Constituent Assembly (NCA) on the draft state budget but will not be involved in the discussion of this bill article by article because of their inability to modify its content because of the rule of the majority logic.
At clock 0 inputs are available for comparator; clock 1 is used to carry information for majority gate, clokc2 and 3 for evaluating the majority logic. Finally the output y (Or of two fixed QCA structure) is obtained at clock 1.
"Majority logic reduction for Quantum Cellular Automata" in Proc IEEE Nanotechnology conf, vol 3 pp 341-350