Takahashi, "A multiple-valued logic with merged single-electron and MOS transistors," in Proceedings of the IEEE International Electron Devices Meeting (IEDM '01), pp.
Roy, "Carbon-nanotube-based voltage-mode multiple-valued logic design," IEEE Transactions on Nanotechnology, vol.
Hashemipour, "A universal method for designing low-power carbon nanotube FET-based multiple-valued logic circuits," IET Computers and Digital Techniques, vol.
Rine, "The development of Multiple-valued logic as related to computer science", Computer, Vol.
Proceedings of the International Symposium on Multiple-Valued Logic, ISMVL 2002, May 2002, pp.
Abd-El-Barr, "Ant Colony Heuristic Algorithm for Multi-Level Synthesis of Multiple-Valued Logic Functions", International Journal of Computed Science (IJCS), 37:1, IJCS_37_1_07, February 2011, pp.
Perkowski, Foote, D., Chen, Q., and Al-Rabadi, A., "Learning Hardware using Multiple-Valued Logic", IEEE Micro, May-June, 2002, pp.
Gao, Cao, Q., Zhang, Z., and Tang, Z., "A Chaotic Clonal Selection Algorithm and its Application to Synthesize Multiple-Valued Logic Functions", Transactions on Electrical and Electronic Engineering, vol.
Manikas, and Teeters, D., "Multiple-Valued Logic Memory System Design Using Nanoscale Elctrochemical Cells", Proc.