parallel bus


Also found in: Dictionary, Thesaurus, Medical.

parallel bus

A shared channel that transmits data over several wires simultaneously. For example, a 32-bit bus has 32 wires. PCI is a common parallel bus. Contrast with serial bus. See parallel channel and PCI.
References in periodicals archive ?
PCIe uses a dual simplex serial data stream with an embedded clock to overcome many of the performance limitations of parallel bus architectures.
The motors are driven by a dual full-bridge driver IC102, L298 that is connected to the microcontroller via a parallel bus. A set of logical gates IC1 ensures free-running of the motors.
The channel number of the analysis system must therefore be sufficient to analyze typical parallel bus. For the investigation of high-speed serial links, such as PCIe and multi-gigabit transceiver links used in the working group Cognitronics and sensory integration of a circuit capable oscilloscope is also required.
The Model 4802 GPIB-to-I2C Interface Board provides an l2C serial bus, an 8-bit parallel bus and an asynchronous serial interface to control digital devices.
By contrast, multi-drop parallel bus architectures share total bandwidth among devices.
Connecting multiple lines in parallel, referred to as a parallel bus, is a solution that allows several bits to be transmitted simultaneously.
Each model has four analog channels; MSO models also offer 16 digital channels and built-in parallel bus trigger and decode functionality.
During this period, SCSI received further speed boosts, but its parallel bus architecture had become increasingly problematic--demanding ever more precise timing to properly synchronize the arrival of multiple signals.
The spreadsheet was generated to summarize the timing results for various nets of a high-speed parallel bus. The column entries display net names, driver reference designations (plus pin names), receiver designations (and pin names), minimum and maximum rise times, minimum and maximum flight times, setup and hold margins.
The former takes care of the serial acquisition while the logic analyzer captures parallel bus data that may pertain to the troubleshooting issue at hand.
Development of the ATA/ATAPI-7 specification, an update of the parallel bus architecture that provides up to 133MB/sec, is currently being finalized (see www.t13.org).