parity check

Also found in: Dictionary, Thesaurus, Wikipedia.

parity check

[′par·əd·ē ‚chek]

(computer science)

References in periodicals archive ?

Low Density Parity Check (LDPC) codes have an (n, k) defined by m x n parity check matrix(PCM)[24], the majority of whose entries are 0.

Performance metric measure of LDPC codes in the deep space communication

The termination-checking step consists of two operations: tentative decision and parity check operation.

Self-adaptive termination check of min-sum algorithm for LDPC decoders using the first two minima

In [21], the authors consider that for codes having a sparse parity check matrix the syndrome elements can be assumed to be independent and therefore

Blind Recognition of Binary BCH Codes for Cognitive Radios

RSCC of rate L/N is applied on each column of L bits, from which N-L parity check bits are obtained.

Improved iterative decoding of network-channel codes for multiple-access relay channel

Let N(G) and N(H) be neutrosophic generator matrix and neutrosophic parity check matrix of N(C) respectively.

Neutrosophic code

The parity check matrix of all six code classes consists of 24 columns and (1-R) *24 rows, with each entry describing a z-by-z sub-matrix which is either a permuted identity matrix or a zero matrix.

Performance evaluation of adaptive LDPC coded modulation cooperative wireless communication system with best-relay selection

Advanced beamforming, Low-Density Parity Check (LDPC) code and SpaceTime Block Code (STBC) support for better coverage and more reliable connectivity.

Broadcom, SK Telecom launch world's first 5G Wi-Fi hotspot router

The CDM-625 combines advanced Forward Error Correction such as VersaFEC([R]) and Low Density Parity Check codes with DoubleTalk([R]) Carrier-in-Carrier([R]) bandwidth compression, allowing for maximum savings under all conditions.

Comtech Telecommunications Corp. Receives $1.2 Million Equipment Order to Support Satellite Mobile Backhaul in Rural Latin America

d] are encoded using the LDPC parity check matrix for FEC at the receiver.

Fractional channel estimation and equalization for MIMO systems

This RAID level utilizes a parity check bit to analyze whether data has been lost or altered.

VarTech Systems All in One Panel PC Computers Now Available with Raid 5 Support

A critical piece of intelligence integrated into the new 28nm SoC is the LSI TrueStore RC5100, a 28nm read channel featuring third-generation LSI low-density parity check (LDPC) iterative decoding architecture.

LSI Sampling 28nm System-on-a-Chip

The RC5100 is the industry's first 28nm read channel and features a new low-density parity check (LDPC) iterative decoding architecture, which enables HDD manufacturers to achieve increased areal density, higher yield and lower power consumption for HDDs.