pipeline burst cache


Also found in: Dictionary, Thesaurus, Medical, Legal.
Related to pipeline burst cache: PB Cache

Pipeline Burst Cache

(hardware, storage)
(PB Cache) A synchronous cache built from pipelined SRAM.

A cache in which reading or writing a new location takes multiple cycles but subsequent locations can be accessed in a single cycle. On Pentium systems in 1996, pipeline burst caches are frequently used as secondary caches. The first 8 bytes of data are transferred in 3 CPU cycles, and the next 3 8-byte pieces of data are transferred in one cycle each.

pipeline burst cache

A common type of static RAM chip used for memory caches. After the first byte is accessed, access to subsequent memory locations takes fewer machine cycles than with previous designs. See L2 cache and static RAM.
References in periodicals archive ?
At $2,699, the Micron TransPort Trek2 300 ships with a 300 MHz Intel Pentium II processor, 512KB L2 pipeline burst cache, 64MB SDRAM, removable 3.
The Presario 2412ES includes a M II(TM) 300 MMX enhanced processor, 512 KB L2 Pipeline Burst Cache, 32 MB SDRAM (expandable to 256 MB), 4.
1-inch TFT Active Matrix display, 512 KB L2 Pipeline Burst Cache, 64 MB SycnDRAM memory (expandable to 96 MB) and a 6.