superscalar


Also found in: Dictionary, Wikipedia.

superscalar

(architecture)
A superscalar architecture is a uniprocessor that can execute two or more scalar operations in parallel. Some definitions include superpipelined and VLIW architectures; others do not. Superscalar architectures (apart from superpipelined architectures) require multiple functional units, which may or may not be identical to each other. In some superscalar processors the order of instruction execution is determined statically (purely at compile-time), in others it is determined dynamically (partly at run time).
This article is provided by FOLDOC - Free Online Dictionary of Computing (foldoc.org)

superscalar

A CPU architecture that allows more than one instruction to be executed in one clock cycle by using multiple execution units. Except for low-cost, low-speed microcontrollers, superscalar architecture is very common in CPUs, actually dating back to the 1960s.

In addition to superscalar architecture, today's multicore CPUs execute instructions in parallel, and GPUs perform billions of calculations per second. See GPU, pipeline processing, multicore and multithreading.
Copyright © 1981-2019 by The Computer Language Company Inc. All Rights reserved. THIS DEFINITION IS FOR PERSONAL USE ONLY. All other reproduction is strictly prohibited without permission from the publisher.
Mentioned in ?
References in periodicals archive ?
This operation mode also leads to a lot of potential problems in security and stability for power grids, such as overload, the difficulty of controlling power flow, SCC superscalar issue, complexity of protection setting, and even the destruction of the system thermal stability.
Determination of Optimal Opening Scheme for Electromagnetic Loop Networks Based on Fuzzy Analytic Hierarchy Process
made a thorough study of the susceptibility of a superscalar processor to transient faults with the sensitivity metric [10].
Characterizing the effects of intermittent faults on a processor for dependability enhancement strategy
Hwu, "Importance of prepass code scheduling for superscalar and superpipelined processors," IEEE Transactions on Computers, vol.
Effort at constructing big data sensor networks for monitoring greenhouse gas emission
The questions we examine are (a) can a LIFO (last-in-first-out) stack support superscalar operand access and (b) what is its performance relative to established mainstream approaches.
Investigation of a superscalar operand stack using FO4 and ASIC wire-delay metrics
In other works [16] [7] [8] [9] we proposed and implemented several value prediction methods in order to increase ILP in superscalar and simultaneous multithreading microarchitectures.
Investigating a new design pattern for efficient implementation of prediction algorithms
Among specific topics are the representation of information, inputs and outputs, virtual memory, caches in a multiprocessor environment, and superscalar architectures.
Computer architecture
The symmetric multicore processor that simply replicates a superscalar processor on a die provides the best single-thread performance.
A survey on Amdahl's law extension in multicore architectures
This report documents an attempt to measure the performance penalty incurred by two different implementations of bounds-checking in C and C++ using a simple benchmark and a desktop PC with a modern superscalar CPU.
A case study of performance degradation attributable to run-time bounds checks on C++ vector access
Unlike the superscalar parallelization (SP) methods [22-25], the technique proposed here does not require training symbols to avoid the acquisition problem.
Efficient parallel carrier recovery for ultrahigh speed coherent QAM receivers with application to optical channels
Bryant, "Formal verification of a superscalar execution unit," in Design Automation Conference, pp.161-167, 1997.
A transformation-based approach to implication of GSTE assertion graphs
Featuring a superscalar dual-core CPU, with more than 6000 Dhrystone MIPS of computing horsepower, the ARMADA 1500 delivers the full spectrum of rich multimedia entertainment on a single-chip architecture, making it the ideal processor to power tomorrow's "smart" entertainment centre.
-Marvell partners with OnLive to deliver next generation cloud gaming
If the stage executing large computations could not be decomposed and remains the same, we apply at this point a machine saturation approach (also called superscalar).
Superscalar micro-pipeline structure

Encyclopedia browser ?
Full browser ?