system cache


Also found in: Dictionary, Thesaurus, Medical, Legal.

system cache

A memory bank that bridges main memory and the processor. For details, see cache.
References in periodicals archive ?
Understanding the effects on resources, such as operating system queues, buffers and system cache, makes software performance and partitioning a key element in embedded SoC design," said Hagay Zamir, director of system architecture products for Summit Design.
Although lower in cost than other Tachyon controllers, the HPFC-6700A includes advanced features such as a native four-lane PCI-Express bus, multi-DMA that enables system cache mirroring with no CPU overhead, and host-friendly features including a ROM (read-only memory) interface, providing customers with the ability to store up to 1 MB of boot code and other data structures in non-volatile memory.
Only storage solution offering both automated file and block sub-LUN tiering using FAST VP and powerful, extendable system cache with FAST Cache.
These systems offered the best performance through large system cache sizes, significant internal bandwidth and large capacities; they also offered high availability with RAID protection, snapshots and full point-in-time copies of the data.
The first member of the Axxia Communication Processor family, the ACP3448 processor, features four powerful PowerPC(TM) 476FP processor cores with a large 512KB L2 cache per core, 4 MB of system cache, integrated DDRIII memory controllers, and a wide array of intelligent offload engines, including industry-proven packet classification, traffic management, security processing and deep packet inspection.
The TriLevel Cache design enhances overall system performance of Mobile AMD-K6-III-P processor-based notebook PCs by enabling the mobile computer industry's largest combined system cache.
In addition, the module requires no regular conditioning cycles in contrast to a battery backed module where system cache would have to be taken off line, in turn, effecting system performance.
The mP6 II includes the addition of a 256K on-chip L2 cache, as well as support for a tri-level cache architecture that can support up to 2,320K system cache.