wear leveling


Also found in: Dictionary, Thesaurus, Wikipedia.

wear leveling

Writing data to different flash memory locations in order to evenly distribute the wear on the cells. See SSD write cycle and flash memory.
Mentioned in ?
References in periodicals archive ?
In today's NAND implementations, the host controller must assume responsibility for all NAND management functions, including block management, wear leveling, and ECC.
f) Preemptive Wear Leveling (PWL) - The drive arm frequently sweeps across the disk to reduce uneven wear on the drive surface common to audio video streaming applications.
Other SMLC-based products will follow and will be priced somewhere between SLC and MLC cost per gigabyte, a Fusion-io spokeswoman said.<p>The SMLC products have a PCI Express-based form factor and chip-level redundancy, as well as RAID protection, wear leveling and error-correction firmware.
* Improved data integrity via static wear leveling, Reed-Solomon ECC and bad block managenrent.
"With fault tolerance, optional LevelX[TM] flash wear leveling, and now support for exFAT, our FileX file management system gives embedded developers the tools they need to meet this demand."
* Supports CPRM, ECC, wear leveling technologies and etc.
Despite their extra-small dimensions, the N8S750 and MSA340 come equipped with advanced features such as TRIM and NCQ support, built-in ECC and wear leveling, intelligent block management, support for enhanced S.M.A.R.T.
Combination of SLC memory with the TDK flash memory controller GBDriver RS3 implementing the TDK "SMART SWAP" algorithm for global static wear leveling results in an SSD device with long life span.
Based on the Hyperstone 32 Bit RISC core, including instruction set extensions optimized for Flash handling, this family of products offers safe power fail handling, error detection and correction, optimal wear leveling that involves all physical blocks including the ones containing static data.